I. INTRODUCTION

S
OLID-STATE quantum bits (qubits) are a promising candidate to realize practical quantum computers due to their scalabilities [1] , [2] . Semiconductor-based double quantum dots (DQDs) have extensively been studied as desired charge qubits. Coherent operations of DQDs consisting of GaAs:AlGaAs heterostructures have first been demonstrated, where the dots were realized with a 2-D electron gas depleted by using surface gates [3] . Coherent operations of silicon (Si)-based DQDs have also been reported, showing a much longer decoherence time [4] . The Si-based DQDs have been fabricated on the silicon-on-insulator (SOI) substrate using electron beam (EB) lithography and reactive ion etching technique. For achieving fault-tolerant quantum computation, the decoherence time of the qubits should be increased further, and it has also been examined to adopt double nanocrystalline Si quantum dots deposited by very-high-frequency (VHF) plasma deposition technique for realizing extremely downscaled charge qubits [5] . Furthermore, two qubits operations using electrostatic interaction have also been studied [6] .
Another key issue to tackle is to establish the way to integrate multiple qubits with appropriate readout devices. To readout extremely small charge polarizations on the DQDs, single-electron transistors (SETs) have often been used [4] , [5] because of their ultrahigh charge sensitivity. The theoretical limit of charge sensitivity for an SET is about 1 × 10 −6 eHz −1/2 [7] . This enables us to detect very small changes in the charge distribution on the DQD capacitively coupled to the SET. A pair of Al/AlOx SETs has also been adopted for reading charge polarization in a Al/AlOx-based quantum cellular automata (QCA) system [8] , [9] and Si:P QCA system [10] . A pair of SETs is definitely useful to detect single-charge polarizations in large dots in a QCA system. However, several single-island SETs are not proper to detect single-charge polarizations in several nanoscale DQDs because the lead electrodes connected to the SETs islands are relatively large. As for small qubits composed of DQDs, virtually no study has been reported on the architecture of suitable readout devices, which should be designed from the standpoint of total integration of all the key components. In this paper, we propose multiple single-electron transistors (MSETs) as readout for multiple qubits, where SETs are connected in series for sensing the charge polarization on multiple qubits. In the past studies, independent SETs were prepared for sensing the individual qubits, but this readout layout occupies a large area on the substrate. Advantage of using our MSETs readout is that it can easily be scaled up along with increasing the number of qubits while keeping its occupation area to be minimized. In this paper, as a first step to realize multiple qubits readout, we fabricated double single-electron transistors (DSETs). A schematic top view of the DSETs, qubits, and their control gates is shown in Fig. 1 . Individual SETs within the DSETs work to sense their adjacent qubits, namely, SET 1 and SET 2 can be used to sense Qubit 1 and Qubit 2. In this paper, we fabricate and characterize the DSETs and demonstrate how single-charge polarization on two charge qubits integrated adjacent to the DSETs can be detected by using the DSETs. In Section II, we fully describe a fabrication method of the DSETs and qubits. In Section III, we report on the experimental characteristics for the DSETs at 4.2 K. We then analyze the DSETs characteristics by using the 3-D capacitance simulation and the single-electron equivalent circuit simulation. After that, we discuss the detection of single-charge polarizations on a pair of qubits. Finally, the scaling up to MSETs is studied by simulating triple single-electron transistors (TSETs) with triple qubits in Section IV.
II. DEVICE FABRICATION
All of the devices reported in this paper were fabricated from the SOI substrate. Initially, the SOI layer thickness and buried oxide (BOX) layer thickness were 100 and 200 nm, respectively. Phosphors at a concentration of 10 19 cm −3 were doped into the SOI layer. Repeated thermal oxidation and wet etching process were carried out to reduce SOI thickness to 40 nm. Schematic top view of the DSETs with qubits is shown in Fig. 1 . The upper colored region indicates SOI layer, the bottommost colored region indicates the Si substrate with a phosphorous doping level of 10 15 cm −3 , and the white region indicates the BOX region. At first, the negative resist RD-2000N of 60-nm thickness was coated for EB direct writing. Although RD-2000N was primarily developed as a deep ultraviolet resist, it shows good sensitivity to EB exposure [11] . This resist also offers good endurance characteristic to reactive ion etching (RIE), high resolution, and simple handling. Two charging islands connected in series, two SET gates (G1 and G2), and five qubit control gates (G3-G7) were patterned using JBX-5FE made by Japan electron optics laboratories (JEOL) and electron cyclotron reso- 
III. MEASUREMENTS AND CHARACTERIZATION
A. Electrical Characterization for DSETs
All electrical measurements are carried out at a temperature of 4.2 K for the DSETs device. The equivalent circuit of the DSETs is shown in Fig. 3(a) . At first, electrical measurements for SET 1 and SET 2 are individually performed to characterize each SET in the DSETs. Fig. 4 (a) and (b) shows the contour plots
, and V D , respectively. Small and large were observed from the plots. This confirms that two islands are present in the fabricated structure. Contour plot of I D as a function of V G1 and V G2 is shown in Fig. 5(a) for the source-drain bias of 500 µV. The current flowing in the off-triple-point regime can be ascribed to inelastic cotunneling due to thermal energy on the present condition rather than elastic cotunneling through virtual process. Capacitance values can be extracted from the experimental data shown in Fig. 5(a) . When cross capacitances are not called into account, the capacitances are extracted by using equations given in [12] . To estimate capacitances properly including cross capacitances, the following equations are required:
(1) C G1I2 = |e|
where C G1I1 , C G2I2 , C G1I2 , and C G2I1 are capacitances between G1 and Island 1, between G2 and Island 2, between G1 and Island 2, and between G2 and Island 1, respectively,
, and ∆V g G2 are voltage periods shown in Fig. 6 , and e is the elementary charge. The extracted capacitance values are C G1I1 = 0.52 aF, C G2I2 = 1.05 aF, C G1I2 = 0.38 aF, and C G2I1 = 0.75 aF.
To confirm the capacitance values, the simulation of the equivalent circuit shown in Fig. 3(a) is performed by using simulator circuit analysis program including model of single-electron tunneling (CAMSET) [13] . In this simulation, the electrontunneling rate through a barrier is expressed as the following equation from "Orthodox theory" [14] , [15] :
where ∆F is the total energy variation related to the electron tunneling, R t is the tunnel resistance of the junction, k B is the Boltzman constant, and T is the temperature. Tunneling rates are computed at each step for all possible events, and then, one of them is chosen, based on the relative probabilities. In this simulation, elastic cotunneling through virtual process is not included, but inelastic cotunneling due to thermal energy is treated. As the expected couplings between the islands and figure. the electrodes are strong due to the bigger charging islands and the measurement temperature is 4.2 K, it is considered that the DSETs device meets the following conditions:
where E k is the quantum kinetic energy and E c the charging energy of one island. Although this simulation does not account for the quantization of electronic energy, it is a suitable comparison method with the experimental results when the previous condition is satisfied. By substituting the extracted capacitance values into the DSETs equivalent circuit, the simulation reproduces almost the same characteristic as the experimental result [see Fig. 5(b) ]. In the present simulation, we assumed that the capacitance parameters are constant throughout the entire bias voltages of V G1 and V G2 . In reality, however, the capacitance parameters are expected to vary slightly with the applied gate voltages. Small discrepancy between the simulation and experimental results seen for lower V G1 and V G2 are attributed to our voltage-independent capacitance model. To characterize the DSETs, furthermore, a 3-D capacitance analysis is carried out by using simulator VOLT [16] . In this capacitance simulation, potential distributions are calculated by solving 3-D Poisson's equations on specific boundary conditions [5] . The capacitance matrix is extracted by computing the electric flux flowing into the SET islands. The simulated potential distribution regarding the DSETs structure is shown in Fig. 7 . This figure, for example, depicts the potential distribution when a voltage of 1 V is applied to G1 and the other electrodes are grounded. C G1I1 and C G1I2 are then estimated from this boundary condition. C G2I1 and C G2I2 can also be estimated in the same way by applying 1 V to G2. The calculated capacitance values are C G1I1 = 0.84 aF, C G2I2 = 0.94 aF, C G1I2 = 0.50 aF, and C G2I1 = 0.63 aF. These capacitance values are similar to the experimental results. This supports that the islands were not formed by random fluctuations of dopant potential [17] , but well-defined geometrical confinements.
B. Detection of Single-Charge Polarizations on Double Qubits
To estimate the effects of single-charge polarizations in qubits, capacitance values regarding the qubits and their control gates are also extracted by solving 3-D Poisson's equations. Here, each individual qubit is positioned at a distance of approximately 190 nm from the most adjacent SET charging island. By substituting the simulated capacitance values for qubits and their control gates, and the experimental capacitance values for the DSETs, into the equivalent circuit [see Fig. 3(b) ], the effect of various charge polarizations in two qubits on the DSETs was characterized. Fig. 3(b) shows the equivalent circuit of the whole device including a pair of qubits and their control gates. Although cross capacitances are not shown for clarity in the figure, the capacitances are included in the simulation. Fig. 8 shows the contour plot of I D as a function of V G1 , V G2 , and at V D = 500 µV when charge polarizations −e and +e are in the bottom and the top dots in Qubit 1, and +e and −e are in the bottom and the top dots in Qubit 2. Fig. 8(b) shows the contour plot of I D as a function of V G1 , V G2 , and at V D = 500 µV when the opposite charge polarizations to Fig. 8(a) are adopted. Triple points in Fig. 8(b) are shifted toward the right bottom direction as compared with the same points in Fig. 8 (a) . Fig. 8(c) shows Fig. 8(a) and (b) . The effects of these polarization conditions on the DSETs can be easily understood from the plot. The results show the current difference of the order of several tens picoampere for two single-charge configurations over the maximum DSETs current of around 0.5 nA. Such current difference is certainly measurable experimentally by using the SET charge detectors as demonstrated by Gorman et al. [4] .
Similar kinds of analysis for the Al/AlOx-based QCA systems [8] , [9] support our characterization. However, it can be noted that the sizes of our islands and qubits, quite smaller than the islands in these QCA researches, enable us to characterize the DSETs at 4.2 K. Furthermore, instead of analyzing the singlecharge polarizations in two dots connected to electrodes, we characterized single-charge polarizations in the isolated DQDs to be detectable by using the DSETs.
IV. DISCUSSION ON SCALING-UP PROPERTIES
For discussing the possibility of scaling up the proposed qubit-readout structure, we also analyzed the system of triple qubits integrated with TSETs [see Fig. 9(a) ] by applying the same simulation method. Fig. 9(b) shows the contour plot of I D calculated for the TSETs as a function of V G1 and V G2 with V D = 500 µV and V G3 = 0 V. Fig. 9(c) shows I D − V G2 characteristic with V D = 500 µV, V G1 = 1 V, and V G3 = 0 V for the three charge configurations shown in the inset of Fig. 9(c) . We show, for clarity, only three charge configurations where one qubit is oppositely polarized to the other two qubits. These charge configurations are relatively difficult to be distinguished from one another. The magnitude of the change in the peak currents seen in the figure can be detectable, and the ratios of the peak current changes to the overall current level are similar to those obtained for the DSETs.
In general, the dependence of tunnel currents on multiple gate voltages for our MSETs reflects the charge stability diagram for the multiple charging islands. As seen both for DSETs and TSETs, the single-charge polarization on the multiple qubits results in the shift of the entire current-voltage curve in a certain direction in the multidimensional current-voltage space. Rich-domain structures seen for the current-voltages characteristics allow us to detect such current shifts in any directions. The characteristics for the DSETs and TSETs are indeed suited for detecting the double and triple charge qubits. If we detected the triple charge qubits by using a single SET (or the DSETs), we would certainly lose some information as the 3-D patterns in the
For clarifying this point, we show the results for the triple charge qubits with a single SET readout (Fig. 10) . For this plot, source-drain bias of 150 µV is chosen for the maximum drain current to be comparable with that of Fig. 9 , because the resistance in the single SET is reduced by subtracting two tunnel barriers from the TSETs. In this structure, the impacts of Qubit 1 and Qubit 3 on the single SET characteristics are superposed with those of Qubit 2. As distances of three qubits relative to the charging island cannot differ a lot for maintaining good sensitivity, the different polarizations (A), (B), and (C) shown in the inset to Fig. 10(b) are hardly discriminated individually. On the other hand, the rich characteristics of TSETs make it possible to produce the current difference of the order of several tens picoampere at the specific gate voltages among the charge polarizations of (A), (B), and (C). It should be noted that the Fig. 9(a) , respectively.
advantage of the MSETs is quite universal and not affected by the existence of any cross capacitances, for example, the capacitance between Island 1 and Qubit 2 for the system of the DSETs with double qubit system. Furthermore, it will also be increasingly difficult to locate individual single SETs close to multiple qubits in terms of their physical layout. If we do not have a readout allocated for a particular qubit in the system, we may transfer the information on the qubit to the nearest qubit with a readout by conducting the SWAP gate operation. However, this requires three controlled not (CNOT) gate operations [18] and may cause a serious delay in computation. 
V. CONCLUSION
We fabricated the DSETs to detect single-charge polarization on a pair of qubits independently. Operation of the individual SETs was successfully demonstrated, and the electrical characteristics measured for the DSETs were validated by comparing with the equivalent circuit simulations and 3-D capacitance simulations. We also found out by using the DSETs measured electrical characteristics and the equivalent model that singlecharge configurations on a pair of qubits could be distinguished with the DSETs. Furthermore, the TSETs simulation exhibits significant potential for the scaling up to MSETs. Dr. Mizuta is a member of the Physical Society of Japan, the Japan Society of Applied Physics, the Institute of Physics, and the Electron Device Society of the IEEE.
